Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About

100 Days Of Rtl

This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim tools
Stars
12
License
No license specified
Open Issues
0
Most Recent Commit
10 months ago
Programming Language
Verilog
Categories
Repo
Alternatives To 100 Days Of Rtl
Select To Compare
Chisel ⭐ 3,760
Chisel: A Modern Hardware Design Language
dependent packages 9total releases 59most recent commit 22 days ago
Iverilog ⭐ 2,521
Icarus Verilog
most recent commit 5 months ago
Verilator ⭐ 1,934
Verilator open-source SystemVerilog simulator and lint system
dependent packages 1total releases 8most recent commit 5 months ago


Suggest An Alternative To 100-DAYS-OF-RTL
Popular Hardware Categories
Arduino
Raspberry Pi
Camera
Sensor
Gpu
Firmware
Usb
Keyboard
Cpu
Arm

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Verilog
Privacy | About | Terms | Follow Us On Twitter

Downloads, Dependent Repos, Dependent Packages, Total Releases, Latest Releases data powered by Libraries.io.

Copyright 2018-2024 Awesome Open Source.  All rights reserved.