Awesome Open Source

Programming Languages

Search results for uvm

36 search results found

Cocotb ⭐ 1,612

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

Fun, portable, minimalistic virtual machine.

Core V Verif ⭐ 359

Functional verification project for the CORE-V family of RISC-V cores.

Surelog ⭐ 325

SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX

Tvip Axi ⭐ 276

Code generation tool for configuration and status registers

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

Open Register Design Tool ⭐ 169

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Network on Chip Implementation written in SytemVerilog

Awesome Dv ⭐ 76

Awesome ASIC design verification

Control and status register code generator toolchain

Peakrdl Uvm ⭐ 41

Generate UVM register model from compiled SystemRDL input

Async_fifo ⭐ 41

This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is coded by me(Xianghzi Meng)

Ahb To Apb Bridge Verification ⭐ 34

Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.

Universal Virtual Machine for Node and Browser

🐌Yet Another Simulation Architecture

YAMM package repository

This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).

Rggen Sample Testbench ⭐ 14

Custom_uvm_report_server ⭐ 14

Customized UVM Report Server

Dvcon_download ⭐ 14

Download proccedings from DVCon

Int_fp_mac ⭐ 12

INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.

Uvm Eval ⭐ 11

This serves as a repository for reproducibility of the SC21 paper "In-Depth Analyses of Unified Virtual Memory System for GPU Accelerated Computing," as well as several components of the IPDPS21 paper "Demystifying GPU UVM Cost with Deep Runtime and Workload Analysis."

Uvm_tb_cross_bar ⭐ 11

SystemVerilog UVM testbench example

A Framework for Design and Verification of Image Processing Applications using UVM

Rggen Systemverilog ⭐ 9

SystemVerilog RTL and UVM RAL model generators for RgGen

Uvm Basics ⭐ 8

my UVM training projects

Uvm_candy_lover ⭐ 8

🍬UVM candy lover testbench which uses YASA as simulation script

Standard Universal Verification Methodology

🐛UVM verification kits which uses YASA as simulation script

Axi_to_spi ⭐ 7

Designing means to communicate as an SPI master, being a part of AXI interface

Uvm_debug ⭐ 6

UVM interactive debug library

Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster

Gpa Calculator ⭐ 5

A GPA calculator in JavaFX attempting to use the Model View Controller (MVC) pattern

Related Searches

Systemverilog Uvm (42)

1-36 of 36 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.