Awesome Open Source

Programming Languages

Search results for usb verilog

48 search results found

Fromthetransistor ⭐ 1,607

From the Transistor to the Web Browser, a rough outline for a 12 week course

Usb_c_industrial_camera_fpga_usb3 ⭐ 610

Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.

Various HDL (Verilog) IP Cores

Fpga Usb Device ⭐ 241

An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB full-speed device端控制器，可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备，只需要3个

Fpga Ftdi245fifo ⭐ 178

FPGA-based USB fast data transmission using FT232H/FT600 chip. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。

Fpga_nes ⭐ 173

FPGA-based Nintendo Entertainment System Emulator

Tinyfpga B Series ⭐ 160

Open source design files for the TinyFPGA B-Series boards.

Usbcorev ⭐ 146

A full-speed device-side USB peripheral core written in Verilog.

Hdmi2usb Litex Firmware ⭐ 139

A version of the HDMI2USB firmware based around LiteX tools produced by @Enjoy-Digital (based on misoc+migen created by @M-Labs)

Usb_cdc ⭐ 131

Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs

Usb3_pipe ⭐ 126

USB3 PIPE interface for Xilinx 7-Series

Vt52 Fpga ⭐ 83

Limesdr Usb_gw ⭐ 76

Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board

C5soc_opencl ⭐ 65

DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on.

Tinyfpga_bx_usbserial ⭐ 63

USB Serial on the TinyFPGA BX

Minimig Mist ⭐ 48

Minimig for the MiST board

Getting Started ⭐ 46

List of ideas for getting started with TimVideos projects

Test of the USB3 IP Core from Daisho on a Xilinx device

Usb_sniffer ⭐ 40

High Speed USB 2.0 capture device based on miniSpartan6+

No2bootloader ⭐ 39

USB DFU bootloader gateware / firmware for FPGAs

ice40 USB Analyzer

Azure Sdr ⭐ 31

E Verest ⭐ 29

EVEREST: e-Versatile Research Stick for peoples

Hust Verilog Course ⭐ 25

华中科技大学计算机学院 Verilog 语言课程

This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.

Virtual JTAG UART for Altera Devices

Usb De2 Fpga ⭐ 22

Hardware interface for USB controller on DE2 FPGA Platform

No2muacm ⭐ 18

Drop In USB CDC ACM core for iCE40 FPGA

FPGA USB 1.1 Low-Speed Implementation

Usb2_dev ⭐ 16

USB 2.0 Device IP Core

Upduino V2.1 ⭐ 15

Fromthetransistor ⭐ 15

From the Transistor to the Web Browser, a rough outline for a 12 week course.

Cisco Hwic 3g Cdma ⭐ 15

Reverse Engineering of the Cisco HWIC-3G-CDMA PCB

Nexys 4 Ddr Keyboard ⭐ 11

Core_usb_bridge ⭐ 11

USB -> AXI Debug Bridge

Core_usb_cdc ⭐ 10

Basic USB-CDC device core (Verilog)

Usb Blaster_uart ⭐ 9

UART via USB-Blaster with VirtualJTAG.

Teardown2019 Workshop ⭐ 8

Workshop Example code for Fomu at Teardown 2019

Usb1_device ⭐ 8

USB 1.1 Device IP Core

A ZipCPU based demonstration for the TinyFPGA BX board

Core_usb_uart ⭐ 7

USB serial device (CDC-ACM)

Spartanmini ⭐ 6

A flexible, simple, yet powerful FPGA development board.

Verilog module for USB UART interface with RTS/CTS hardware handshake protocol

Orpsoc De0_nano ⭐ 6

ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board

Usb Device ⭐ 6

USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface

Ft232h_communication ⭐ 5

Riscv_sbc ⭐ 5

A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.

Usbkeyboard ⭐ 5

Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.

Related Searches

Python Usb (1,394)

Verilog Fpga (1,343)

C Plus Plus Usb (1,221)

Arduino Usb (994)

Shell Usb (940)

Driver Usb (733)

Usb Serial (707)

Raspberry Pi Usb (625)

1-48 of 48 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.