Awesome Open Source
Awesome Open Source
Combined Topics
riscv
x
Advertising
📦 10
All Projects
Application Programming Interfaces
📦 124
Applications
📦 192
Artificial Intelligence
📦 78
Blockchain
📦 73
Build Tools
📦 113
Cloud Computing
📦 80
Code Quality
📦 28
Collaboration
📦 32
Command Line Interface
📦 49
Community
📦 83
Companies
📦 60
Compilers
📦 63
Computer Science
📦 80
Configuration Management
📦 42
Content Management
📦 175
Control Flow
📦 213
Data Formats
📦 78
Data Processing
📦 276
Data Storage
📦 135
Economics
📦 64
Frameworks
📦 215
Games
📦 129
Graphics
📦 110
Hardware
📦 152
Integrated Development Environments
📦 49
Learning Resources
📦 166
Legal
📦 29
Libraries
📦 129
Lists Of Projects
📦 22
Machine Learning
📦 347
Mapping
📦 64
Marketing
📦 15
Mathematics
📦 55
Media
📦 239
Messaging
📦 98
Networking
📦 315
Operating Systems
📦 89
Operations
📦 121
Package Managers
📦 55
Programming Languages
📦 245
Runtime Environments
📦 100
Science
📦 42
Security
📦 396
Social Media
📦 27
Software Architecture
📦 72
Software Development
📦 72
Software Performance
📦 58
Software Quality
📦 133
Text Editors
📦 49
Text Processing
📦 136
User Interface
📦 330
User Interface Components
📦 514
Version Control
📦 30
Virtualization
📦 71
Web Browsers
📦 42
Web Servers
📦 26
Web User Interface
📦 210
The Top 39 Riscv Open Source Projects
Categories
>
Hardware
>
Riscv
Capstone
⭐
4,690
Capstone disassembly/disassembler framework: Core (Arm, Arm64, BPF, EVM, M68K, M680X, MOS65xx, Mips, PPC, RISCV, Sparc, SystemZ, TMS320C64x, Web Assembly, X86, X86_64, XCore) + bindings.
Rocket Chip
⭐
1,685
Rocket Chip Generator
Rcore
⭐
1,385
Rust version of THU uCore OS. Linux compatible.
Cva6
⭐
1,103
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Darkriscv
⭐
997
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Vexriscv
⭐
991
A FPGA friendly 32 bit RISC-V CPU implementation
Riscv Boom
⭐
809
SonicBOOM: The Berkeley Out-of-Order Machine
Rv8
⭐
469
RISC-V simulator for x86-64
Cv32e40p
⭐
430
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
Chipyard
⭐
404
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Rars
⭐
391
RARS -- RISC-V Assembler and Runtime Simulator
Probe Rs
⭐
389
A debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate host
Scr1
⭐
383
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Cores Swerv
⭐
373
SweRV EH1 core
Pulp Dronet
⭐
363
A deep learning-powered visual navigation engine to enables autonomous navigation of pocket-size quadrotor - running on PULP
Riscv_vhdl
⭐
347
Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
F32c
⭐
331
A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz
Jupiter
⭐
318
RISC-V Assembler and Runtime Simulator
Lbforth
⭐
283
Self-hosting metacompiled Forth, bootstrapping from a few lines of C; targets Linux, Windows, ARM, RISC-V, 68000, PDP-11, asm.js.
Rvemu
⭐
274
RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
Maxine Vm
⭐
267
Maxine VM: A meta-circular research VM
Shecc
⭐
258
A self-hosting and educational C compiler
Riscv Rust
⭐
240
RISC-V processor emulator written in Rust+WASM
Riscv Mini
⭐
214
Simple RISC-V 3-stage Pipeline in Chisel
Ppci
⭐
201
A compiler for ARM, X86, MSP430, xtensa and more implemented in pure Python
Ckb Vm
⭐
198
CKB's vm, based on open source RISC-V ISA
Riscv Fs
⭐
169
F# RISC-V Instruction Set formal specification
Dana
⭐
159
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
Riscv Card
⭐
127
An unofficial reference sheet for RISC-V.
Rvemu For Book
⭐
124
Reference implementation for the book "Writing a RISC-V Emulator in Rust".
Meta Riscv
⭐
108
OpenEmbedded/Yocto layer for RISC-V Architecture
Homebrew Riscv
⭐
97
homebrew (macOS) packages for RISC-V toolchain
Risc V_article_paper_src
⭐
88
riscv资料、论文等
Ustc Rvsoc
⭐
67
FPGA-based RISC-V CPU+SoC.
Cores Swerv El2
⭐
66
SweRV EL2 Core
Riscy
⭐
52
Riscy Processors - Open-Sourced RISC-V Processors
Fpga101 Workshop
⭐
52
FPGA 101 - Workshop materials
Rocket Rocc Examples
⭐
49
Tests for example Rocket Custom Coprocessors
K210 Hal
⭐
31
Rust's hardware abstract layer (HAL) for K210 chip, a dual RV64GC SoC with hardware accelerated AI peripherals. Contributions welcomed!
1-39 of 39 projects
Advertising
📦 10
All Projects
Application Programming Interfaces
📦 124
Applications
📦 192
Artificial Intelligence
📦 78
Blockchain
📦 73
Build Tools
📦 113
Cloud Computing
📦 80
Code Quality
📦 28
Collaboration
📦 32
Command Line Interface
📦 49
Community
📦 83
Companies
📦 60
Compilers
📦 63
Computer Science
📦 80
Configuration Management
📦 42
Content Management
📦 175
Control Flow
📦 213
Data Formats
📦 78
Data Processing
📦 276
Data Storage
📦 135
Economics
📦 64
Frameworks
📦 215
Games
📦 129
Graphics
📦 110
Hardware
📦 152
Integrated Development Environments
📦 49
Learning Resources
📦 166
Legal
📦 29
Libraries
📦 129
Lists Of Projects
📦 22
Machine Learning
📦 347
Mapping
📦 64
Marketing
📦 15
Mathematics
📦 55
Media
📦 239
Messaging
📦 98
Networking
📦 315
Operating Systems
📦 89
Operations
📦 121
Package Managers
📦 55
Programming Languages
📦 245
Runtime Environments
📦 100
Science
📦 42
Security
📦 396
Social Media
📦 27
Software Architecture
📦 72
Software Development
📦 72
Software Performance
📦 58
Software Quality
📦 133
Text Editors
📦 49
Text Processing
📦 136
User Interface
📦 330
User Interface Components
📦 514
Version Control
📦 30
Virtualization
📦 71
Web Browsers
📦 42
Web Servers
📦 26
Web User Interface
📦 210