Awesome Open Source
Awesome Open Source
Combined Topics
riscv
x
Advertising
📦 10
All Projects
Application Programming Interfaces
📦 124
Applications
📦 192
Artificial Intelligence
📦 78
Blockchain
📦 73
Build Tools
📦 113
Cloud Computing
📦 80
Code Quality
📦 28
Collaboration
📦 32
Command Line Interface
📦 49
Community
📦 83
Companies
📦 60
Compilers
📦 63
Computer Science
📦 80
Configuration Management
📦 42
Content Management
📦 175
Control Flow
📦 213
Data Formats
📦 78
Data Processing
📦 276
Data Storage
📦 135
Economics
📦 64
Frameworks
📦 215
Games
📦 129
Graphics
📦 110
Hardware
📦 152
Integrated Development Environments
📦 49
Learning Resources
📦 166
Legal
📦 29
Libraries
📦 129
Lists Of Projects
📦 22
Machine Learning
📦 347
Mapping
📦 64
Marketing
📦 15
Mathematics
📦 55
Media
📦 239
Messaging
📦 98
Networking
📦 315
Operating Systems
📦 89
Operations
📦 121
Package Managers
📦 55
Programming Languages
📦 245
Runtime Environments
📦 100
Science
📦 42
Security
📦 396
Social Media
📦 27
Software Architecture
📦 72
Software Development
📦 72
Software Performance
📦 58
Software Quality
📦 133
Text Editors
📦 49
Text Processing
📦 136
User Interface
📦 330
User Interface Components
📦 514
Version Control
📦 30
Virtualization
📦 71
Web Browsers
📦 42
Web Servers
📦 26
Web User Interface
📦 210
The Top 45 Riscv Open Source Projects
Categories
>
Hardware
>
Riscv
Capstone
⭐
4,868
Capstone disassembly/disassembler framework: Core (Arm, Arm64, BPF, EVM, M68K, M680X, MOS65xx, Mips, PPC, RISCV, Sparc, SystemZ, TMS320C64x, Web Assembly, X86, X86_64, XCore) + bindings.
Tengine
⭐
2,594
Tengine is a lite, high performance, modular inference engine for embedded device
Rocket Chip
⭐
1,779
Rocket Chip Generator
Rcore
⭐
1,634
Rust version of THU uCore OS. Linux compatible.
Cva6
⭐
1,158
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Darkriscv
⭐
1,083
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Vexriscv
⭐
1,070
A FPGA friendly 32 bit RISC-V CPU implementation
Riscv Boom
⭐
861
SonicBOOM: The Berkeley Out-of-Order Machine
Rv8
⭐
478
RISC-V simulator for x86-64
Cv32e40p
⭐
463
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
Chipyard
⭐
461
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Probe Rs
⭐
454
A debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate host
Rars
⭐
422
RARS -- RISC-V Assembler and Runtime Simulator
Cores Swerv
⭐
421
SweRV EH1 core
Scr1
⭐
397
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Pulp Dronet
⭐
378
A deep learning-powered visual navigation engine to enables autonomous navigation of pocket-size quadrotor - running on PULP
Riscv_vhdl
⭐
360
Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
F32c
⭐
341
A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz
Jupiter
⭐
333
RISC-V Assembler and Runtime Simulator
Rvemu
⭐
307
RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
Lbforth
⭐
295
Self-hosting metacompiled Forth, bootstrapping from a few lines of C; targets Linux, Windows, ARM, RISC-V, 68000, PDP-11, asm.js.
Shecc
⭐
291
A self-hosting and educational C compiler
Maxine Vm
⭐
274
Maxine VM: A meta-circular research VM
Riscv Rust
⭐
260
RISC-V processor emulator written in Rust+WASM
Riscv Mini
⭐
229
Simple RISC-V 3-stage Pipeline in Chisel
Ckb Vm
⭐
216
CKB's vm, based on open source RISC-V ISA
Ppci
⭐
213
A compiler for ARM, X86, MSP430, xtensa and more implemented in pure Python
Riscv Fs
⭐
174
F# RISC-V Instruction Set formal specification
Dana
⭐
161
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
Rustsbi
⭐
155
RISC-V Supervisor Binary Interface (RISC-V SBI) implementation in Rust; runs on M-mode; good support for embedded Rust ecosystem
Riscv Card
⭐
150
An unofficial reference sheet for RISC-V.
Neorv32
⭐
148
A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Rvemu For Book
⭐
143
Reference implementation for the book "Writing a RISC-V Emulator in Rust".
Meta Riscv
⭐
125
OpenEmbedded/Yocto layer for RISC-V Architecture
Diosix
⭐
121
A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
Homebrew Riscv
⭐
107
homebrew (macOS) packages for RISC-V toolchain
Rpu
⭐
95
Basic RISC-V CPU implementation in VHDL.
Risc V_article_paper_src
⭐
91
riscv资料、论文等
Ustc Rvsoc
⭐
87
FPGA-based RISC-V CPU+SoC.
Cores Swerv El2
⭐
79
SweRV EL2 Core
Fpga101 Workshop
⭐
55
FPGA 101 - Workshop materials
Riscy
⭐
54
Riscy Processors - Open-Sourced RISC-V Processors
Rocket Rocc Examples
⭐
52
Tests for example Rocket Custom Coprocessors
K210 Hal
⭐
38
Rust's hardware abstract layer (HAL) for K210 chip, a dual RV64GC SoC with hardware accelerated AI peripherals. Contributions welcomed!
Ara
⭐
31
The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.9, working as a coprocessor to CORE-V's CVA6 core
1-45 of 45 projects
Advertising
📦 10
All Projects
Application Programming Interfaces
📦 124
Applications
📦 192
Artificial Intelligence
📦 78
Blockchain
📦 73
Build Tools
📦 113
Cloud Computing
📦 80
Code Quality
📦 28
Collaboration
📦 32
Command Line Interface
📦 49
Community
📦 83
Companies
📦 60
Compilers
📦 63
Computer Science
📦 80
Configuration Management
📦 42
Content Management
📦 175
Control Flow
📦 213
Data Formats
📦 78
Data Processing
📦 276
Data Storage
📦 135
Economics
📦 64
Frameworks
📦 215
Games
📦 129
Graphics
📦 110
Hardware
📦 152
Integrated Development Environments
📦 49
Learning Resources
📦 166
Legal
📦 29
Libraries
📦 129
Lists Of Projects
📦 22
Machine Learning
📦 347
Mapping
📦 64
Marketing
📦 15
Mathematics
📦 55
Media
📦 239
Messaging
📦 98
Networking
📦 315
Operating Systems
📦 89
Operations
📦 121
Package Managers
📦 55
Programming Languages
📦 245
Runtime Environments
📦 100
Science
📦 42
Security
📦 396
Social Media
📦 27
Software Architecture
📦 72
Software Development
📦 72
Software Performance
📦 58
Software Quality
📦 133
Text Editors
📦 49
Text Processing
📦 136
User Interface
📦 330
User Interface Components
📦 514
Version Control
📦 30
Virtualization
📦 71
Web Browsers
📦 42
Web Servers
📦 26
Web User Interface
📦 210