Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About

The Top 16 Verilog Hardware Designs Open Source Projects

Open source projects categorized as Verilog Hardware Designs
Categories > Hardware Designs
Categories > Hardware > Verilog
Verigpu ⭐ 323
OpenSource GPU, in Verilog, loosely based on RISC-V ISA
most recent commit a year ago
Tinytpu ⭐ 111
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
most recent commit 5 years ago
Spydrnet ⭐ 66
A flexible framework for analyzing and transforming FPGA netlists. Official repository.
total releases 21most recent commit 7 months ago
Pychip Py Hcl ⭐ 35
A Hardware Construct Language
total releases 4most recent commit 2 years ago
Hwtlib ⭐ 33
hardware library for hwt (= ipcore repo)
total releases 28most recent commit 5 months ago
Picoblaze Library ⭐ 18
The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a Chip (SoC or SoFPGA).
most recent commit 9 years ago
Ruby Vpi ⭐ 14
Ruby interface to IEEE 1364-2005 Verilog VPI
total releases 31most recent commit 13 years ago
Universal_npu Cnn_accelerator ⭐ 11
hardware design of universal NPU(CNN accelerator) for various convolution neural network
most recent commit 5 months ago
Hdlgen Chatgpt ⭐ 9
HDLGen-ChatGPT, works in tandem with ChatGPT-3.5 chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project
most recent commit 3 months ago
Verilog_calculator_matrix_multiplication ⭐ 8
This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.
most recent commit 7 years ago
Barebonescortexm0 ⭐ 7
Extremely basic CortexM0 SoC based on ARM DesignStart Eval
most recent commit 6 years ago
Computer Organization And Architecture Lab ⭐ 6
Solution to COA LAB Assgn, IIT Kharagpur
most recent commit 5 years ago
Libsv ⭐ 6
An open source, parameterized SystemVerilog digital hardware IP library
total releases 3most recent commit 2 years ago
Brain M ⭐ 6
Brilliantly Radical Artificially Intelligent Neural Machine
most recent commit 6 years ago
802.11a ⭐ 5
Software-Hardware Implementation of IEEE 802.11a Wifi Standard
most recent commit a year ago
Legohdl ⭐ 5
An experimental package manager and development tool for Hardware Description Languages (HDL).
most recent commit 2 years ago
The 5 Latest Releases In Verilog Hardware Designs Open Source Projects
Spydrnet ⭐ 66
A flexible framework for analyzing and transforming FPGA netlists. Official repository.
total releases 21latest release September 14, 2023most recent commit 7 months ago
Libsv ⭐ 6
An open source, parameterized SystemVerilog digital hardware IP library
total releases 3latest release January 31, 2022most recent commit 2 years ago
Hwtlib ⭐ 33
hardware library for hwt (= ipcore repo)
total releases 28latest release July 02, 2021most recent commit 5 months ago
Pychip Py Hcl ⭐ 35
A Hardware Construct Language
total releases 4latest release January 06, 2020most recent commit 2 years ago
Ruby Vpi ⭐ 14
Ruby interface to IEEE 1364-2005 Verilog VPI
total releases 31latest release August 02, 2008most recent commit 13 years ago
Categories
Privacy | About | Terms | Follow Us On Twitter

Downloads, Dependent Repos, Dependent Packages, Total Releases, Latest Releases data powered by Libraries.io.

Copyright 2018-2024 Awesome Open Source.  All rights reserved.