Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About

The Top 20 Systemverilog Asic Open Source Projects

Open source projects categorized as Systemverilog Asic
Categories > Hardware > Asic
Categories > Systemverilog
Clash Compiler ⭐ 1,336
Haskell to VHDL/Verilog/SystemVerilog compiler
total releases 87most recent commit 4 months ago
Axi ⭐ 834
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
most recent commit 4 months ago
Rggen ⭐ 261
Code generation tool for configuration and status registers
total releases 62most recent commit 3 months ago
Open Register Design Tool ⭐ 169
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
most recent commit 9 months ago
Logic ⭐ 121
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
most recent commit 4 years ago
Cheshire ⭐ 80
A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
most recent commit 4 months ago
Corsair ⭐ 52
Control and Status Register map generator for HDL projects
total releases 8most recent commit a year ago
Peakrdl ⭐ 48
Control and status register code generator toolchain
dependent packages 4total releases 11most recent commit 6 months agopypi peakrdl} Downloads
Axi Crossbar ⭐ 38
An AXI4 crossbar implementation in SystemVerilog
most recent commit a year ago
Peakrdl Regblock ⭐ 36
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
total releases 20most recent commit 4 months ago
Shunt ⭐ 29
SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)
most recent commit 4 months ago
Deepsocflow ⭐ 28
An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
most recent commit 4 months ago
My Verilog Examples ⭐ 22
A place to keep my synthesizable verilog examples.
most recent commit a year ago
Friscv ⭐ 12
RISCV CPU implementation in SystemVerilog
most recent commit 5 months ago
Svlogger ⭐ 11
SystemVerilog Logger
most recent commit a year ago
S Link ⭐ 8
An Open Source Link Protocol and Controller
most recent commit 3 years ago
Peakrdl Verilog ⭐ 8
Generate verilog register file from systemRDL description
most recent commit a year ago
Apogeorv ⭐ 6
A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
most recent commit 4 months ago
Libsv ⭐ 6
An open source, parameterized SystemVerilog digital hardware IP library
total releases 3most recent commit 2 years ago
Rp32 ⭐ 6
RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
most recent commit 7 months ago
The 6 Latest Releases In Systemverilog Asic Open Source Projects
Clash Compiler ⭐ 1,336
Haskell to VHDL/Verilog/SystemVerilog compiler
total releases 87latest release November 11, 2023most recent commit 4 months ago
Peakrdl ⭐ 48
Control and status register code generator toolchain
dependent packages 4total releases 11latest release October 26, 2023most recent commit 6 months agopypi peakrdl} Downloads
Rggen ⭐ 261
Code generation tool for configuration and status registers
total releases 62latest release October 18, 2023most recent commit 3 months ago
Peakrdl Regblock ⭐ 36
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
total releases 20latest release October 12, 2023most recent commit 4 months ago
Libsv ⭐ 6
An open source, parameterized SystemVerilog digital hardware IP library
total releases 3latest release January 31, 2022most recent commit 2 years ago
Corsair ⭐ 52
Control and Status Register map generator for HDL projects
total releases 8latest release September 26, 2021most recent commit a year ago
Popular Hardware Categories
Arduino
Raspberry Pi
Camera
Sensor
Gpu
Firmware
Usb
Keyboard
Cpu
Arm
Categories
Privacy | About | Terms | Follow Us On Twitter

Downloads, Dependent Repos, Dependent Packages, Total Releases, Latest Releases data powered by Libraries.io.

Copyright 2018-2024 Awesome Open Source.  All rights reserved.