Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About

Sydpy

System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to SystemVerilog and other HDLs.
Stars
9
License
lgpl-2.1
Open Issues
0
Most Recent Commit
8 years ago
Programming Language
Python
Total Releases
1
Latest Release
January 28, 2015
Categories
Repo
Suggest An Alternative To sydpy
Popular System Design Projects
Popular Verilog Projects
Chisel ⭐ 3,685
Chisel: A Modern Hardware Design Language
dependent packages 9total releases 59latest release April 14, 2023most recent commit a month ago
Iverilog ⭐ 2,521
Icarus Verilog
most recent commit 3 months ago
Popular Software Architecture Categories
Mvc
Dependency Injection
Mvvm
Domain Driven Design
Flux
Mvp
Design Pattern
Distributed Systems
Cqrs
Viewmodel

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Python
Verilog
System Design
Privacy | About | Terms | Follow Us On Twitter

Downloads, Dependent Repos, Dependent Packages, Total Releases, Latest Releases data powered by Libraries.io.

Copyright 2018-2024 Awesome Open Source.  All rights reserved.