Awesome Open Source

Programming Languages

Search results for risc

40 search results found

Ripes ⭐ 2,266

A graphical processor simulator and assembly editor for the RISC-V ISA

Cores Veer Eh1 ⭐ 770

The RISC-V Virtual Machine

RISC-V simulator for x86-64

Jupiter ⭐ 403

RISC-V Assembler and Runtime Simulator

Mipt Mips ⭐ 291

Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs

Riscboy ⭐ 204

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

Webrisc V ⭐ 102

WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]

MRSIC32 ISA documentation and development

RISC-V Instruction Set Simulator (Built for education).

RISC-V instruction set simulator built for education

Rust Aluvm ⭐ 57

Rust implementation of AluVM (RISC functional machine)

8 Bits Risc Cpu Verilog ⭐ 53

Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。

4bit Microcomputer ⭐ 50

MikroLeo project files (schematic, PCB, assembler, emulator/debugger, circuit simulation file, documentation, example of programs etc). MikroLeo is a 4-bit microcomputer developed mainly for educational purposes and distributed for free under open-source licenses.

Lxp32 Cpu ⭐ 42

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

Project Oberon RISC emulator in Go

Sharedsignals ⭐ 32

OpenID Shared Signals Working Group Repository

C language compiler from scratch for a custom architecture, with virtual machine and all

Riscv Meta ⭐ 26

RISC-V Instruction Set Metadata

Platform Shakti ⭐ 22

Shakti: development platform for PlatformIO

Mrisc32 A1 ⭐ 22

A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA

A low overhead, embeddable bytecode virtual machine in C++

Ulx3s.github.io ⭐ 12

community projects that can be used with the ULX3S FPGA ESP32 board

Croyde Riscv ⭐ 10

A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.

RISC-V ISA based 32-bit processor written in HLS

Udarkrisc ⭐ 9

u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV

Custom 64-bit pipelined RISC processor

LatticeMico32 instruction set simulator project

Xsoc Xr16 ⭐ 8

System-on-a-Chip for FPGA, with xr16 RISC core and LCC port

Archriscv Term ⭐ 8

A app to run Arch Linux riscv64 on android using RVVM

Simple Compiler ⭐ 8

A compiler for a simple language. Compiles to RISC instructions with dead code optimization.

A Modestly Exhaustive dLx Architecture - RISC microprocessor - VHDL implementation - DLX ISA

Cmput 229 ⭐ 6

A brief overview of CMPUT 229 🏫

Risc V_cpu ⭐ 6

RISC-V 32i CPU and Assembler

KPU - the RISC based Open Source CPU

16 Bit Risc Processor ⭐ 6

A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.

Anppv_risc_pipelinedprocessor ⭐ 5

An open source RISC based balanced ternary computer research project

rewrite subset of linux 2.6 by OOP, C++ advanced topics

Armleocpu ⭐ 5

Multicore RISC-V CPU RV64GC w/ MMU, Cache. Capable of booting Linux. Work in progress to execute first instruction

1-40 of 40 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.