Awesome Open Source

Programming Languages

Search results for flow eda

10 search results found

Vtr Verilog To Routing ⭐ 925

Verilog to Routing -- Open Source CAD Flow for FPGA Research

Openroad Flow Scripts ⭐ 233

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/la

Vsdflow ⭐ 121

VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Ope

Openlane2 ⭐ 99

The next generation of OpenLane, rewritten from scratch with a modular architecture

Cross EDA Abstraction and Automation

An infrastructure for integrated EDA

Datc_robust_design_flow ⭐ 15

DATC Robust Design Flow.

Rdf 2019 ⭐ 14

The ANUBIS benchmark suite for Incremental Synthesis

EDA Analytics Central

Related Searches

Javascript Flow (2,624)

Python Flow (1,575)

Java Flow (873)

Jupyter Notebook Eda (770)

C Plus Plus Flow (568)

1-10 of 10 search results

Privacy | About | Terms | Follow Us On Twitter

Copyright 2018-2024 Awesome Open Source. All rights reserved.