Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About

The Top 23 Parser Verilog Open Source Projects

Open source projects categorized as Parser Verilog
Categories > Hardware > Verilog
Apicula ⭐ 390
Project Apicula 🐝: bitstream documentation for Gowin FPGAs
dependent packages 1total releases 38most recent commit 3 months agopypi Apycula} Downloads
Sv Parser ⭐ 348
SystemVerilog parser library fully compliant with IEEE 1800-2017
dependent packages 5total releases 58most recent commit 5 months agocargo sv-parser} Downloads
Surelog ⭐ 325
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
total releases 1most recent commit 2 months ago
Hdlconvertor ⭐ 258
Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
dependent packages 1total releases 19most recent commit 4 months agopypi hdlConvertor} Downloads
Verilog Perl ⭐ 101
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
most recent commit 3 months ago
Dparser ⭐ 94
A Scannerless GLR parser/parser generater.
total releases 3most recent commit 2 years ago
Tree Sitter Verilog ⭐ 70
SystemVerilog grammar for tree-sitter
dependent packages 4total releases 57most recent commit 9 months agonpm tree-sitter-verilog} Downloads
Verilog Parser ⭐ 68
A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
most recent commit 5 years ago
Hdlparse ⭐ 51
Simple parser for extracting VHDL documentation
dependent packages 1total releases 4most recent commit 3 years agopypi hdlparse} Downloads
Pydigitalwavetools ⭐ 34
Python library for operations with VCD and other digital wave files
dependent packages 3total releases 11most recent commit a year agopypi pyDigitalWaveTools} Downloads
Vcd ⭐ 32
Value Change Dump (VCD) parser
dependent packages 3total releases 27most recent commit 3 months agonpm vcd-stream} Downloads
Pyverilog ⭐ 30
Python-based Verilog Parser (currently Netlist only)
most recent commit 7 years ago
Verilog Vcd Parser ⭐ 28
A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
most recent commit 2 years ago
Parser Verilog ⭐ 24
A Standalone Structural Verilog Parser
most recent commit 3 years ago
Svinst ⭐ 18
Determines the modules declared and instantiated in a SystemVerilog file
total releases 37most recent commit 2 years ago
Naja Verilog ⭐ 18
A standalone structural (gate-level) verilog parser
most recent commit 6 months ago
Nldb ⭐ 10
Verilog netlist parser/database (derived from http://nldb.sourceforge.net)
most recent commit 9 years ago
Awesome Eda ⭐ 9
most recent commit 5 years ago
Purger ⭐ 9
PLY-based parsers.
most recent commit 4 years ago
Mycpu ⭐ 8
Simple cpu in Verilog + Assembler in c and python
most recent commit 13 years ago
Pysvinst ⭐ 8
Python library for parsing module definitions and instantiations from SystemVerilog files
most recent commit 3 years ago
Netlist Graph ⭐ 8
Java library for parsing and manipulating graph representations of gate-level Verilog netlists
most recent commit 7 years ago
Verilogparser ⭐ 8
Simple Verilog Parser In Python
total releases 6most recent commit 6 years ago
The 7 Most Depended On Parser Verilog Open Source Projects
Sv Parser ⭐ 348
SystemVerilog parser library fully compliant with IEEE 1800-2017
dependent packages 5total releases 58latest release November 29, 2023most recent commit 5 months agocargo sv-parser} Downloads
Tree Sitter Verilog ⭐ 70
SystemVerilog grammar for tree-sitter
dependent packages 4total releases 57latest release July 07, 2023most recent commit 9 months agonpm tree-sitter-verilog} Downloads
Pydigitalwavetools ⭐ 34
Python library for operations with VCD and other digital wave files
dependent packages 3total releases 11latest release June 22, 2022most recent commit a year agopypi pyDigitalWaveTools} Downloads
Vcd ⭐ 32
Value Change Dump (VCD) parser
dependent packages 3total releases 27latest release March 12, 2023most recent commit 3 months agonpm vcd-stream} Downloads
Hdlconvertor ⭐ 258
Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
dependent packages 1total releases 19latest release July 02, 2021most recent commit 4 months agopypi hdlConvertor} Downloads
Hdlparse ⭐ 51
Simple parser for extracting VHDL documentation
dependent packages 1total releases 4latest release October 19, 2017most recent commit 3 years agopypi hdlparse} Downloads
Apicula ⭐ 390
Project Apicula 🐝: bitstream documentation for Gowin FPGAs
dependent packages 1total releases 38latest release December 03, 2023most recent commit 3 months agopypi Apycula} Downloads
The 10 Latest Releases In Parser Verilog Open Source Projects
Apicula ⭐ 390
Project Apicula 🐝: bitstream documentation for Gowin FPGAs
dependent packages 1total releases 38latest release December 03, 2023most recent commit 3 months agopypi Apycula} Downloads
Sv Parser ⭐ 348
SystemVerilog parser library fully compliant with IEEE 1800-2017
dependent packages 5total releases 58latest release November 29, 2023most recent commit 5 months agocargo sv-parser} Downloads
Tree Sitter Verilog ⭐ 70
SystemVerilog grammar for tree-sitter
dependent packages 4total releases 57latest release July 07, 2023most recent commit 9 months agonpm tree-sitter-verilog} Downloads
Vcd ⭐ 32
Value Change Dump (VCD) parser
dependent packages 3total releases 27latest release March 12, 2023most recent commit 3 months agonpm vcd-stream} Downloads
Pydigitalwavetools ⭐ 34
Python library for operations with VCD and other digital wave files
dependent packages 3total releases 11latest release June 22, 2022most recent commit a year agopypi pyDigitalWaveTools} Downloads
Svmodule ⭐ 6
SystemVerilog & Verilog Module I/O parser and printer
total releases 6latest release July 25, 2021most recent commit 3 years ago
Hdlconvertor ⭐ 258
Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
dependent packages 1total releases 19latest release July 02, 2021most recent commit 4 months agopypi hdlConvertor} Downloads
Svinst ⭐ 18
Determines the modules declared and instantiated in a SystemVerilog file
total releases 37latest release April 29, 2021most recent commit 2 years ago
Dparser ⭐ 94
A Scannerless GLR parser/parser generater.
total releases 3latest release January 16, 2019most recent commit 2 years ago
Popular Data Processing Categories
Jupyter Notebook
Dataset
Sql
Validation
Pipeline
Translation
Data Science
Classification
Transaction
Scraper
Categories
Privacy | About | Terms | Follow Us On Twitter

Downloads, Dependent Repos, Dependent Packages, Total Releases, Latest Releases data powered by Libraries.io.

Copyright 2018-2024 Awesome Open Source.  All rights reserved.