Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About

The Top 20 Hdl Open Source Projects

Open source projects categorized as Hdl
Categories > Hdl
Py4hw ⭐ 7
Hardware Design/Visualization/Simulation/RTLGeneration Framework
total releases 11most recent commit 4 months ago
Frequency_counter ⭐ 6
Project 2.2 Frequency counter
most recent commit a year ago
Apogeorv ⭐ 6
A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
most recent commit 4 months ago
A Framework For Developing Neural Networks In Hardware Accelerators ⭐ 6
This framework was part of the Diploma thesis titled "Architectures and Implementations of the Neural Network LeNet-5 in FPGAs". The main goal of this thesis was to create a LeNet-5 implementation in an FPGA development board, but also form a reusable framework/workflow which can be modified to model and develop other Neural Networks as well.
most recent commit 2 years ago
Cic ⭐ 6
HDL code for a complex multiplier with AXI stream interface
most recent commit a year ago
Libsv ⭐ 6
An open source, parameterized SystemVerilog digital hardware IP library
total releases 3most recent commit 2 years ago
Fptool ⭐ 6
Compiler for generating fixed-point logic using VHDL
most recent commit 6 years ago
Pyxhdl ⭐ 6
Python Frontend For VHDL And Verilog
most recent commit a year ago
Applied_digital_logic_exercises_using_fpgas ⭐ 6
Selected projects from "Applied Digital Logic Exercises using FPGAs", by Kurt Wick.
most recent commit 2 years ago
Linter Veriloghdl ⭐ 6
Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.
most recent commit 10 months ago
Ruby_rtl ⭐ 5
Describing RTL circuit in Ruby
most recent commit 2 years ago
Ofd ⭐ 5
Open FPGA Debug core
most recent commit 8 months ago
Sphinx Verilog Domain ⭐ 5
Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.
total releases 4most recent commit 3 years ago
Go.debug ⭐ 5
Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster
total releases 3most recent commit 3 years ago
Torii Hdl ⭐ 5
A modern hardware definition language and toolchain based on Python
most recent commit a year ago
Legohdl ⭐ 5
An experimental package manager and development tool for Hardware Description Languages (HDL).
most recent commit 2 years ago
Xnor Net Binary Connect ⭐ 5
A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacement of vector-matrix multiplication to “XNOR + Popcount” operation
most recent commit 6 years ago
Tinyuart ⭐ 5
Lightweight UART core in VHDL
most recent commit 2 years ago
Gost 28147 89 ⭐ 5
Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher
most recent commit 7 years ago
Nand2tetris Hdl Visualizer ⭐ 5
Utility to visualize HDL files from Nand2Tetris as GraphViz DOT files
most recent commit 4 years ago
Categories
Privacy | About | Terms | Follow Us On Twitter

Downloads, Dependent Repos, Dependent Packages, Total Releases, Latest Releases data powered by Libraries.io.

Copyright 2018-2024 Awesome Open Source.  All rights reserved.