Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About
The Top 10 Cpu Verilog Vhdl Open Source Projects
Open source projects categorized as Cpu Verilog Vhdl
Categories
>
Hardware
>
Cpu
Edit Category
SpinalHDL/VexRiscv
⭐
2,135
A FPGA friendly 32 bit RISC-V CPU implementation
dependent packages
0
total releases
0
most recent commit
over 2 years ago
stnolting/neorv32
⭐
1,337
🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
dependent packages
0
total releases
0
most recent commit
over 2 years ago
sergeykhbr/riscv_vhdl
⭐
552
Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
dependent packages
0
total releases
0
most recent commit
over 2 years ago
SteffenReith/J1Sc
⭐
72
A reimplementation of a tiny stack CPU
dependent packages
0
total releases
0
most recent commit
over 3 years ago
Johnlon/spam-1
⭐
53
Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my research and learning. See also the Hackaday.IO project. https://hackaday.io/project/166922-spam-1-8-bit-cpu
dependent packages
0
total releases
0
most recent commit
almost 3 years ago
zslwyuan/PAAS_V1.0
⭐
20
PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems
dependent packages
0
total releases
0
most recent commit
almost 5 years ago
digital-design-hq/Digital-Resources
⭐
14
dependent packages
0
total releases
0
most recent commit
over 6 years ago
plex1/SpinalDev
⭐
12
Docker Development Environment for SpinalHDL
dependent packages
0
total releases
0
most recent commit
about 6 years ago
riscveval/Rocket-Chip
⭐
8
dependent packages
0
total releases
0
most recent commit
almost 9 years ago
heheda12345/BurningRouter
⭐
7
Project of Computer Network & Computer Organization, Tsinghua University, 2019 autumn; A hardware router (hardware part)
dependent packages
0
total releases
0
most recent commit
over 2 years ago
Get A Weekly Email With Trending Cpu Projects
No Spam. Unsubscribe easily at any time.
Cpu
Verilog
Vhdl
Subscribe
Javascript must be enabled to subscribe.
Privacy
|
About
|
Terms
|
Follow Us On Twitter
Copyright 2018-2026 Awesome Open Source. All rights reserved.
