Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
---|---|---|---|---|---|---|---|---|---|---|
Probe Rs | 1,325 | 1 | 19 | 4 months ago | 29 | October 12, 2023 | 181 | apache-2.0 | Rust | |
A debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate host | ||||||||||
Udbserver | 309 | 4 months ago | 1 | April 22, 2022 | 5 | mit | Rust | |||
Unicorn Emulator Debug Server - Written in Rust, with bindings for C, Go, Java and Python | ||||||||||
Esh | 148 | 6 months ago | apache-2.0 | C | ||||||
UART based embedded shell for embedded systems. Intended to be used for learning, experimenting and diagnostics. | ||||||||||
Openocd_cmsis Dap_v2 | 42 | 6 months ago | other | C | ||||||
支持CMSIS-DAP v2接口协议,支持ARM、RISCV、ESP32等目标芯片,详见Wiki及release | ||||||||||
Proj7 Terminus | 19 | 3 years ago | mit | |||||||
可运行OS的RISCV-64的硬件模拟器设计与实现 | ||||||||||
Licheetang_openocd | 15 | 3 years ago | 1 | gpl-2.0 | C | |||||
forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang | ||||||||||
Cores Swerv_fpga | 15 | 4 years ago | 3 | apache-2.0 | Tcl | |||||
Riscv Debug Dtm | 11 | a year ago | bsd-3-clause | VHDL | ||||||
🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification. | ||||||||||
Twilco.github.io | 10 | 2 years ago | 7 | SCSS | ||||||
My blog — https://twilco.github.io | ||||||||||
Openbsd Riscv Notes | 8 | 4 years ago | ||||||||