Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About

The Top 23 Simulation Verilog Open Source Projects

Open source projects categorized as Simulation Verilog
Categories > Science > Simulation
Categories > Hardware > Verilog
Scr1 ⭐ 688
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
most recent commit 7 months ago
Edalize ⭐ 573
An abstraction library for interfacing EDA tools
dependent packages 3total releases 24most recent commit 3 months agopypi edalize} Downloads
Hardcaml ⭐ 571
Hardcaml is an OCaml library for designing hardware.
most recent commit 5 months ago
Openpiton ⭐ 545
The OpenPiton Platform
most recent commit 3 months ago
Flute ⭐ 328
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
most recent commit 6 months ago
Fpga Imaging Library ⭐ 271
An open source library for image processing on FPGA.
most recent commit 9 years ago
Netfpga ⭐ 250
NetFPGA 1G infrastructure and gateware
most recent commit 5 years ago
Piccolo ⭐ 227
RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
most recent commit 2 years ago
Zet ⭐ 198
Open source implementation of a x86 processor
most recent commit 6 years ago
Iob Soc ⭐ 131
RISC-V System on Chip Template
most recent commit 3 months ago
Cocotb Test ⭐ 114
Unit testing for cocotb
most recent commit 4 months ago
Icemu ⭐ 113
Emulate Integrated Circuits at the logic level
total releases 5most recent commit 6 years ago
Jt12 ⭐ 112
FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)
most recent commit 4 months ago
Fpga Application Development And Simulation ⭐ 96
《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).
most recent commit 9 months ago
Neogeofpga Sim ⭐ 87
Simulation only cartridge NeoGeo hardware definition
most recent commit 3 years ago
Agc_simulation ⭐ 86
Verilog simulation files for a replica of the Apollo Guidance Computer
most recent commit 2 years ago
Lispmicrocontroller ⭐ 85
A microcontroller that natively executes a simple LISP dialect
most recent commit 3 months ago
Mips32 Cpu ⭐ 73
奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）
most recent commit 4 years ago
Rt ⭐ 71
A Full Hardware Real-Time Ray-Tracer
most recent commit 2 years ago
Jtframe ⭐ 59
Common framework for MiST(er), PocketFPGA, SiDi, NeptUNO (mc/mc2) core development. With special focus on arcade cores.
most recent commit 10 months ago
Svut ⭐ 59
SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
total releases 2most recent commit a year ago
Sdr ⭐ 56
A basic Soft(Gate)ware Defined Radio architecture
most recent commit 3 months ago
Pdp6 ⭐ 45
PDP-6 Emulator
most recent commit 2 years ago
The 2 Most Depended On Simulation Verilog Open Source Projects
Edalize ⭐ 573
An abstraction library for interfacing EDA tools
dependent packages 3total releases 24latest release December 08, 2023most recent commit 3 months agopypi edalize} Downloads
The 8 Latest Releases In Simulation Verilog Open Source Projects
Edalize ⭐ 573
An abstraction library for interfacing EDA tools
dependent packages 3total releases 24latest release December 08, 2023most recent commit 3 months agopypi edalize} Downloads
Xeda ⭐ 30
Cross EDA Abstraction and Automation
total releases 34latest release July 26, 2023most recent commit 4 months ago
Svut ⭐ 59
SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
total releases 2latest release October 27, 2022most recent commit a year ago
Svreal ⭐ 11
Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
total releases 26latest release November 13, 2020most recent commit 3 years ago
Verilogparser ⭐ 8
Simple Verilog Parser In Python
total releases 6latest release December 31, 2017most recent commit 6 years ago
Icemu ⭐ 113
Emulate Integrated Circuits at the logic level
total releases 5latest release October 31, 2017most recent commit 6 years ago
Ruby Vpi ⭐ 14
Ruby interface to IEEE 1364-2005 Verilog VPI
total releases 31latest release August 02, 2008most recent commit 13 years ago
Popular Science Categories
Physics
Genome
Scientific
Medical
Genomics
Sequencing
Molecule
Evolution
Astronomy
Dna
Categories
Privacy | About | Terms | Follow Us On Twitter

Downloads, Dependent Repos, Dependent Packages, Total Releases, Latest Releases data powered by Libraries.io.

Copyright 2018-2024 Awesome Open Source.  All rights reserved.