Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About

The Top 23 Vhdl Rtl Open Source Projects

Open source projects categorized as Vhdl Rtl
Spinalhdl ⭐ 1,451
Scala based HDL
dependent packages 4total releases 140most recent commit 3 months ago
Openwifi Hw ⭐ 560
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
most recent commit 4 months ago
Riscv_vhdl ⭐ 552
Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
most recent commit 4 months ago
Rggen ⭐ 261
Code generation tool for configuration and status registers
total releases 62most recent commit 3 months ago
Surf ⭐ 259
A huge VHDL library for FPGA development
most recent commit 5 months ago
Bladerf Wiphy ⭐ 255
bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem
most recent commit 2 years ago
Hwt ⭐ 189
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
dependent packages 3total releases 34most recent commit 4 months agopypi hwt} Downloads
Spinalcrypto ⭐ 36
SpinalHDL - Cryptography libraries
most recent commit a year ago
Hwtlib ⭐ 33
hardware library for hwt (= ipcore repo)
total releases 28most recent commit 4 months ago
Fpga_examples ⭐ 29
Example code in vhdl to help starting new projects using FPGA devices.
most recent commit a year ago
Hdlconvertorast ⭐ 25
Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
dependent packages 2total releases 11most recent commit 6 months agopypi hdlConvertorAst} Downloads
Design And Asic Implementation Of 32 Point Fft Processor ⭐ 20
I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be built using the proposed processing element. The proposed architecture can lead to 100% hardware utilization and 50% reduction in the overall number of a
most recent commit 5 months ago
Ctu Can Fd ⭐ 15
This is a mirror repository for official CTU CAN FD repository:
most recent commit 4 months ago
Spinaldev ⭐ 12
Docker Development Environment for SpinalHDL
most recent commit 4 years ago
Rggen Vhdl ⭐ 12
VHDL plugin for RgGen
total releases 9most recent commit 3 months ago
Zynq Pynq Z2 Gobang ⭐ 11
参加2018第二届全国大学生FPGA创新设计邀请赛的作品
most recent commit 5 years ago
Digital Hardware Modelling ⭐ 11
Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)
most recent commit 3 years ago
Hdl Modules ⭐ 10
A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
most recent commit 3 months ago
Cpu ⭐ 9
MIPS CPU
most recent commit 3 years ago
Risc63 ⭐ 8
Custom 64-bit pipelined RISC processor
most recent commit a year ago
Kvcordic ⭐ 8
Multi-function, universal, fixed-point CORDIC
most recent commit 2 years ago
Rtl Coding ⭐ 6
"Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
most recent commit 8 months ago
Systolicarray ⭐ 6
A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.
most recent commit 2 years ago
The 3 Most Depended On Vhdl Rtl Open Source Projects
Spinalhdl ⭐ 1,451
Scala based HDL
dependent packages 4total releases 140latest release November 01, 2023most recent commit 3 months ago
Hwt ⭐ 189
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
dependent packages 3total releases 34latest release July 01, 2021most recent commit 4 months agopypi hwt} Downloads
Hdlconvertorast ⭐ 25
Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
dependent packages 2total releases 11latest release October 23, 2023most recent commit 6 months agopypi hdlConvertorAst} Downloads
The 6 Latest Releases In Vhdl Rtl Open Source Projects
Spinalhdl ⭐ 1,451
Scala based HDL
dependent packages 4total releases 140latest release November 01, 2023most recent commit 3 months ago
Hdlconvertorast ⭐ 25
Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
dependent packages 2total releases 11latest release October 23, 2023most recent commit 6 months agopypi hdlConvertorAst} Downloads
Rggen ⭐ 261
Code generation tool for configuration and status registers
total releases 62latest release October 18, 2023most recent commit 3 months ago
Rggen Vhdl ⭐ 12
VHDL plugin for RgGen
total releases 9latest release September 12, 2023most recent commit 3 months ago
Hwtlib ⭐ 33
hardware library for hwt (= ipcore repo)
total releases 28latest release July 02, 2021most recent commit 4 months ago
Hwt ⭐ 189
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
dependent packages 3total releases 34latest release July 01, 2021most recent commit 4 months agopypi hwt} Downloads
Popular Text Processing Categories
Tex
Format
Translation
Address
Character
Highlighter
Regular Expression
Formatter
Selector
Localization
Categories
Privacy | About | Terms | Follow Us On Twitter

Downloads, Dependent Repos, Dependent Packages, Total Releases, Latest Releases data powered by Libraries.io.

Copyright 2018-2024 Awesome Open Source.  All rights reserved.