Awesome Open Source
Search
Programming Languages
Languages
All Categories
Categories
About

The Top 14 Cpu Systemverilog Open Source Projects

Open source projects categorized as Cpu Systemverilog
Categories > Hardware > Cpu
Categories > Systemverilog
Nontrivial Mips ⭐ 362
NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
most recent commit 4 years ago
Ustc Rvsoc ⭐ 261
An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC，包含一个简单且可扩展的外设总线。
most recent commit 7 months ago
Shuhai ⭐ 71
Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA
most recent commit 7 months ago
Superscalar Riscv Cpu ⭐ 69
SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
most recent commit 4 years ago
Mill ⭐ 17
RV32I by cats
most recent commit 8 months ago
Nanofox ⭐ 11
A small RISC-V core (SystemVerilog)
most recent commit 5 years ago
Fpganes_release ⭐ 11
Reconstructing NES game console on Altera DE1-SOC FPGA using System Verilog
most recent commit 7 years ago
Croyde Riscv ⭐ 10
A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.
most recent commit 2 years ago
Pequeno_riscv ⭐ 8
Pequeno aka pqr5 is a pipelined in-order RISC-V CPU Core compliant with RV32I
most recent commit 4 months ago
Apogeorv ⭐ 6
A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
most recent commit 4 months ago
Armleocpu ⭐ 5
Multicore RISC-V CPU RV64GC w/ MMU, Cache. Capable of booting Linux. Work in progress to execute first instruction
most recent commit a year ago
Pythondata Cpu Blackparrot ⭐ 5
Python module containing system_verilog files for blackparrot cpu (for use with LiteX).
total releases 4most recent commit 3 years ago
J1 ⭐ 5
Forth CPU J1 in SystemVerilog
most recent commit 7 years ago
Wolv Z0 ⭐ 5
Wolv Z0 is a RISC-V CPU core
most recent commit 6 months ago
Popular Hardware Categories
Arduino
Raspberry Pi
Camera
Sensor
Gpu
Firmware
Usb
Keyboard
Cpu
Arm
Categories
Privacy | About | Terms | Follow Us On Twitter

Downloads, Dependent Repos, Dependent Packages, Total Releases, Latest Releases data powered by Libraries.io.

Copyright 2018-2024 Awesome Open Source.  All rights reserved.