Zynq_hls_ddr_axi_ips_multiple_clock
| Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
|---|---|---|---|---|---|---|---|---|---|---|
| Pipelinec | 480 | 5 days ago | 81 | gpl-3.0 | Python | |||||
| A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature. | ||||||||||
| Opl3_fpga | 225 | 4 years ago | 6 | lgpl-3.0 | VHDL | |||||
| Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer | ||||||||||
| Vhdl Extras | 156 | 4 months ago | 3 | VHDL | ||||||
| Flexible VHDL library | ||||||||||
| Symbolator | 73 | 2 | 3 years ago | 3 | October 19, 2017 | 12 | mit | Python | ||
| HDL symbol generator | ||||||||||
| Sdram Fpga | 65 | 3 years ago | 3 | mit | VHDL | |||||
| A FPGA core for a simple SDRAM controller. | ||||||||||
| Q27 | 53 | 6 years ago | 1 | agpl-3.0 | VHDL | |||||
| 27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting | ||||||||||
| Siafpgaminer | 44 | 6 years ago | 1 | mit | VHDL | |||||
| VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin | ||||||||||
| Rudi Rv32i | 41 | 3 years ago | 2 | mit | VHDL | |||||
| A rudimental RISCV CPU supporting RV32I instructions, in VHDL | ||||||||||
| Appleiisd | 37 | 2 years ago | 2 | VHDL | ||||||
| SD card based ProFile replacement for IIe | ||||||||||
| Vhdl Hdmi Out | 33 | a year ago | 1 | mit | VHDL | |||||
| HDMI Out VHDL code for 7-series Xilinx FPGAs | ||||||||||
Zynq_HLS_DDR_AXI_IPs_Multiple_Clock
This is a project integrating IP and CortexA9 on Zynq. This CPU-FPGA project with IP cores in different clock domains, for Matrix Multiplication Dataflow, is implemented with dataflow and DDR3 access with HLS. The Cortex A9 will print the result via UART and check the result by comparing the data with the one from CPU compuation. Compared with the DDR test implemented in here and an application of matrix multiplication here, this project implements a practical project, with IP cores in different clock domains, for Matrix Multiplication, including data generation, FPGA acceleration and result checking.
If this blog is useful for you, a STAR will be encouragement to me. LOL
- Please firsr import the Vivado projects (2mm_freqChange) and the source code can be found here and HLSTimer, the source code can be found here)
- Synthesis them and export them as IPs
- Please import the Vivado project (ZedBoard_HLS_kernel_2mm.hw)
- Add IP repository which includes the exported HLS IPs and refresh IP catalog
- Generated the bitstream and export the hardware to local project
- Launch SDK via Vivado
- please refer to ug871-vivado-high-level-synthesis-tutorial.pdf (Chapter 10)
- you can find the source code for Cortex A9 in the directory (https://github.com/zslwyuan/Zynq_HLS_DDR_AXI_IPs_Multiple_Clock/tree/master/HLSMultiIPDiffClock_0907/HLSMultiIPDiffClock_0907.sdk/clockChange). The main function is in the file helloworld.c. More details are described in the comments in the source code.
Very Detailed Instruction:
please refer to ug871-vivado-high-level-synthesis-tutorial.pdf (Chapter 10)
