Khu_sensor_65n

Alternatives To Khu_sensor_65n
Project NameStarsDownloadsRepos Using ThisPackages Using ThisMost Recent CommitTotal ReleasesLatest ReleaseOpen IssuesLicenseLanguage
Stats17,897
13 days ago9mitSwift
macOS system monitor in your menu bar
Walt369
5 years ago23apache-2.0Java
A device for measuring latency of physical sensors and outputs on phones and computers
Rusty Clock312
8 months ago9mitRust
An alarm clock with environment stats in pure bare metal embedded rust
Rpi Mqtt Monitor91
2 months ago2gpl-3.0Python
Raspberry Pi MQTT Monitor gathers system information and sends it to a MQTT server.
Cuckoo_time_translator80
a year ago3otherC++
algorithms for synchronizing clocks
Clockkit59
2 months ago2mitC++
Sub-msec accurate distributed timestamps.
Hassalarm56
6 months ago3mitKotlin
Android app for integration with Hass.io as a sensor for the next scheduled alarm on the device
Ros Imu Bno05545
2 years ago3otherC++
ROS package for the BNO055 IMU via I2C
Open Hardware Monitor28
10 years agoC#
A free open source software that monitors temperature sensors, fan speeds, voltages, load and clock speeds of a computer.
Alog25
2 years ago23gpl-3.0C++
Data logger library for the Arduino-based ALog; wtih small changes, can work on many Arduino-based systems
Alternatives To Khu_sensor_65n
Select To Compare


Alternative Project Comparisons
Readme

khu_sensor_65n

khu_sensor is a processor that communicates with MPR121 and ADS1292 and sends filtered HoD & ECG data to PC through RS232.

khu_sensor GDSII

08_chip_finish_GDSII

Final Design Specification

Spec Value
Technology S65nm
Operating Condition SS 1.08V 125°C (Worst) FF 1.32V -40°C (Best)
Main Clock 111 MHz
Slack 0.2440 ns(Worst) 2.9788 ns(Best)
Die Area 1.4mm x 1.4mm (56 I/O PAD)
Design Area 1288408 µm^2
Power 5.9253 mW

01_RTL_Synthesis

Compile
Re-time
Clock-Gating

Design Performance

Spec (SS 1.08V 125°C) Compile Re-time Clock-Gating
Slack (ns) 0.0 0.0 4.74
Design Area (µm^2) 107706.88 106533.76 100437.12
Power (mw) 228.0738 228.1706 5.9253

03_Physical_Synthesis

00_read_design

00_read_design

01_floorplan

01_floorplan

02_powerplan

02_powerplan
VDD, VSS, VDDT, CLTCH Check
02_powerplan_VDD_VSS_VDDT 02_powerplan_CLTCH
FILLTIE Cell (Prevent latchup)
02_powerplan_fill_tie 02_powerplan_fill_tie_zoom

03_place_opt

03_place_opt_zoom

04_clock_opt_cts

04_clock_opt_cts

05_clock_opt_post_cts

06_route

06_route 06_route_zoom

07_route_opt

Clock Shielding
07_route_opt_clock_shielding
ANTENNA DIODE Cell
07_route_opt_antenna_diode
TIE HIGH Cell
07_route_opt_tie_high

08_chip_finish

Layer
08_chip_finish_Layer
DECAP Cell
08_chip_finish_Layer
FILLER Cell
08_chip_finish_Layer
GDSII
08_chip_finish_GDSII 08_chip_finish_GDSII
Popular Sensor Projects
Popular Clock Projects
Popular Hardware Categories

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Sensor
Clock
Verilog
Synthesis