Hdl Deflate

FPGA implementation of deflate (de)compress RFC 1950/1951
Alternatives To Hdl Deflate
Project NameStarsDownloadsRepos Using ThisPackages Using ThisMost Recent CommitTotal ReleasesLatest ReleaseOpen IssuesLicenseLanguage
Logisim Evolution4,030
2 months ago209gpl-3.0Java
Digital logic design tool and simulator
Openwifi3,363
3 months ago51agpl-3.0C
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
Vexriscv2,135
2 months ago100mitAssembly
A FPGA friendly 32 bit RISC-V CPU implementation
Nyuziprocessor1,863
2 months ago90apache-2.0C
GPGPU microprocessor architecture
Darkriscv1,795
4 months ago9bsd-3-clauseVerilog
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
E200_opensource1,688
3 years ago33apache-2.0Verilog
Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
Icestudio1,621
2 months ago117gpl-2.0JavaScript
:snowflake: Visual editor for open FPGA boards
Fromthetransistor1,607
2 years ago16
From the Transistor to the Web Browser, a rough outline for a 12 week course
Spinalhdl1,45142 months ago140November 01, 2023106otherScala
Scala based HDL
Corundum1,354
3 months ago84otherVerilog
Open source FPGA-based NIC and platform for in-network compute
Alternatives To Hdl Deflate
Select To Compare


Alternative Project Comparisons
Popular Fpga Projects
Popular Verilog Projects
Popular Hardware Categories
Related Searches

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Verilog
Fpga
Compress
Lattice