Yari

YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includes a complete SoC, simulator, GDB stub, scripts, and various examples.
Alternatives To Yari
Project NameStarsDownloadsRepos Using ThisPackages Using ThisMost Recent CommitTotal ReleasesLatest ReleaseOpen IssuesLicenseLanguage
F32c390
2 months ago22bsd-2-clauseC
A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
Nontrivial Mips362
4 years agootherSystemVerilog
NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
Awesome Retro Docs68
3 years ago
A curated collection of technical documentation for Arcades, Handhelds, Consoles, Computers and MCU’s.
Arduino51
5 years ago10C
FPGArduino source
Loongsoncsprj201734
6 years agogpl-3.0
Computer System Project for Loongson FPGA Board in 2017
Cpu3226
10 years agoVerilog
Tiny MIPS for Terasic DE0
Tinymips25
4 years agon,ullgpl-3.0C++
The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.
Yari24
5 years agogpl-2.0C
YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includes a complete SoC, simulator, GDB stub, scripts, and various examples.
Ics 2021spring Fdu11
3 years agogpl-3.0C++
Introduction to Computer Systems (II), Spring 2021.
Mips9
7 years agomitVHDL
VHDL implementation of a MIPS processor for Spartan-6 FPGA
Alternatives To Yari
Select To Compare


Alternative Project Comparisons
Popular Mips Projects
Popular Fpga Projects
Popular Hardware Categories
Related Searches

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
C
Verilog
Fpga
Rtl
Mips