Awesome Open Source
Awesome Open Source

J-core j1 for Lattice ice40 FPGA, with GHDL build/test script

This is a stripped-down build of j2 processor which is instruction set compatibile with the full j2 but has no I/O devices, DRAM controller or SMP support.

Install and run ./ to build and simulate this CPU running a test rom. (If it prints the C0 line all instruction tests passed.) See the testrom/ directory for ROM source, for bare metal elf toolchain build instructions see:

A working ICE40 UltraPlus5k bitstream was produced from this source via Lattice's Synplify+IceCube2 toolchain. It's also been tested with GHDL, NVC, Xilinx WebPack ISE, and Vivado.

We are working to get a fully open source VHDL toolchain (built from ghdl+ghdlsynth+yosys+abc) creating bitstreams from that (it doesn't yet). For build instructions for that see:

Related Awesome Lists
Top Programming Languages
Top Projects

Get A Weekly Email With Trending Projects For These Topics
No Spam. Unsubscribe easily at any time.
Rom (4,349
Fpga (4,146
Vhdl (2,916
Ice (1,522
Lattice (1,311
Soc (1,119