Liteeth
| Project Name | Stars | Downloads | Repos Using This | Packages Using This | Most Recent Commit | Total Releases | Latest Release | Open Issues | License | Language |
|---|---|---|---|---|---|---|---|---|---|---|
| Liteeth | 187 | 3 months ago | 35 | other | Python | |||||
| Small footprint and configurable Ethernet core | ||||||||||
| Greta | 76 | 5 years ago | VHDL | |||||||
| GRETA expansion board for the Amiga 500 computer with Fast RAM, microSD mass storage and Ethernet controller, powered by FPGA technology. | ||||||||||
| Fpga Rmii Smii | 51 | 7 months ago | gpl-3.0 | Verilog | ||||||
| An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来连接LAN8720、KSZ8041TLI-S等百兆以太网PHY芯片。 | ||||||||||
| Ccat | 20 | 4 years ago | 2 | other | C | |||||
| Beckhoff CCAT FPGA Kernel mode driver to run EtherCAT Master on CX devices | ||||||||||
| Ndk App Minimal | 20 | 3 months ago | 1 | bsd-3-clause | SystemVerilog | |||||
| Minimal Application based on Network Development Kit (NDK) for FPGA cards | ||||||||||
| Thunderclap Qemu | 18 | 2 years ago | C | |||||||
| Thunderclap QEMU-based network card emulation | ||||||||||
| Ofm | 18 | 3 months ago | 1 | bsd-3-clause | VHDL | |||||
| Open FPGA Modules | ||||||||||
| Fpga Ethernet Udp | 17 | a year ago | mit | SystemVerilog | ||||||
| An HDL design for sending data over Ethernet | ||||||||||
| Lmac_core1 | 14 | a year ago | 1 | other | VHDL | |||||
| LMAC Core1 - Ethernet 1G/100M/10M | ||||||||||
| Ethpipe | 14 | 9 years ago | 1 | Verilog | ||||||
| EtherPIPE: an Ethernet character device for packet processing | ||||||||||
Alternatives To LiteethSelect To Compare
Alternative Project Comparisons
Popular Ethernet Projects
Popular Fpga Projects
Popular Networking Categories
Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Python
Fpga
Ethernet