Vivado Hls Broadcast Optimization

[DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
Alternatives To Vivado Hls Broadcast Optimization
Project NameStarsDownloadsRepos Using ThisPackages Using ThisMost Recent CommitTotal ReleasesLatest ReleaseOpen IssuesLicenseLanguage
Openwifi3,363
5 months ago51agpl-3.0C
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
Basic_verilog1,333
4 months agoVerilog
Must-have verilog systemverilog modules
Hls4ml1,104
3 days ago10November 16, 2023164apache-2.0C++
Machine learning on FPGAs using HLS
Pipecnn916
2 years ago35apache-2.0C
An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
Nmigen589
2 years ago39otherPython
A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
Openwifi Hw560
5 months ago5agpl-3.0Verilog
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
Fpga Network Stack559
7 months ago17bsd-3-clauseC++
Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
Pipelinec519
3 months ago82gpl-3.0Python
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
Zynqnet510
7 years ago38gpl-3.0HTML
Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
Pp4fpgas Cn394
2 years ago7CSS
中文版 Parallel Programming for FPGAs
Alternatives To Vivado Hls Broadcast Optimization
Select To Compare


Alternative Project Comparisons
Popular Hls Projects
Popular Fpga Projects
Popular Networking Categories
Related Searches

Get A Weekly Email With Trending Projects For These Categories
No Spam. Unsubscribe easily at any time.
Tutorials
Optimization
Fpga
Rtl
Hls